In this paper, we propose an energy-efficient 13-bit capacitive sensor interface circuit. The proposed design fully relies on successive approximation algorithm, which eliminates the need for oversampling and digital decimation filtering, and thus low-power consumption is achieved. The proposed architecture employs a charge amplifier stage to acheive parasitic insensitive operation and fine absolute resolution. Moreover, the output code is not affected by offset voltages or charge injection. The successive approximation algorithm is implemented in the capacitance-domain using a coarse-fine programmable capacitor array, which allows digitizing wide capacitance range in compact area. Analysis for the maximum achievable resolution due to mismatch is provided. The proposed design is insensitive to any reference voltage or current which translates to low temperature sensitivity. The operation of a prototype fabricated in a standard CMOS technology is experimentally verified using both on-chip and off-chip capacitive sensors. Compared to similar prior work, the fabricated prototype achieves and excellent energy efficiency of 34 pJ/step.
Introduction
Capacitive sensors find numerous applications in the consumer, medical, automotive, and industrial sectors [1] . The range of applications includes, but is not limited to, pressure sensors [2, 3] , humidity sensors [4] , tactile sensors [5] , biological sensing microsystems [6] , and chemical detection of volatile organic compounds (VOCs) [7] which can be used 5 as biomarkers for early non-invasive detection of lung cancer [8] . Although the type of application imposes different performance requirements on the sensor interface circuit, energy efficiency is always desirable.
Recent trends in capacitive sensing interface circuits favor direct digitization of the sensor capacitance, rather than performing capacitance to voltage conversion and then digitizing 10 the output voltage [9, 10, 11, 12] . Direct digitization offers less complexity, smaller area, and lower power consumption [9, 10, 11, 12] . In a "semi-digital" approach, the capacitance can be used to modulate the period or the pulse width of a digital signal [9, 12] . However, this approach requires a time-to-digital converter in order to provide digital output code, e.g., a fast digital counter and a stable high frequency oscillator [12] , which hinders its use 15 in a low-power application. A more attractive approach for capacitance-to-digital conversion (CDC) is the use of ∆Σ modulators [10, 11, 13] . However, oversampling and digital decimation filtering required in ∆Σ architectures translate to large power consumption. In addition, ∆Σ interfaces suffer from limited capacitance range to avoid modulator overload [10, 11] . In order to increase the capacitance range of ∆Σ interface circuits, successive 20 approximation register (SAR) algorithm was proposed to adjust the modulator reference capacitor [10, 11] . However, the SAR step was only used for initial coarse calibration, while sensor digitization is still performed using the ∆Σ modulator.
A capacitance-to-digital converter (CDC) architecture that fully relies on SAR algorithm will eliminate the need for oversampling, which will reduce power consumption and relax the re-25 quirements on the analog blocks. Moreover, digital output code is directly provided with no digital filtering required, which further reduces power consumption. A CDC that fully relies on SAR algorithm was proposed in [14] , using an op-amp-less architecture. However, due to the absence of the op-amp, the sensor capacitance is connected to a high impedance node which leads to parasitic sensitive design. Moreover, as no charge amplifier stage is 30 present, the change in voltage (∆V ) that needs to be resolved by the comparator will be inversely proportional to the total sum of the capacitances of the parasitic capacitors, the capacitive sensor, and the SAR capacitor array, which will result in poor absolute resolution (more than 60 f F for the design in [14] ), in addition to sensitivity to noise, charge injection, and offset voltage. When the CDC circuit is connected to off-chip capacitive sensor, the 35 parasitic capacitor can be very large leading to degradation of the circuit performance. Furthermore, connecting the CDC circuit to off-chip capacitive sensor using a high impedance node makes it highly susceptible to noise coupling.
In this work, an integrated 13 − bit SAR CDC that addresses the previous limitations while maintaining excellent energy efficiency is presented. The proposed CDC employs a charge 40 amplifier stage, which results in insensitivity to parasitic capacitors, insensitivity to charge injection and offset voltages, fine absolute resolution, and immunity to noise coupling. The SAR algorithm is performed in the capacitance-domain using a coarse-fine programmable capacitor array (PCA), which enables digitizing a wide range of capacitance in a compact area. The proposed CDC is insensitive to the value of any reference voltage or current, 45 which translates to very small temperature sensitivity. As the circuit operation is insensitive to parasitic capacitances, it can be used robustly with on-chip and off-chip capacitive sensors and multiplexed capacitive sensor arrays.
The proposed SAR CDC is implemented in a 0.35 µm standard CMOS technology. The prototype is capable of digitizing 16 pF capacitance range with 2.75 f F resolution, while 50 occupying only 0.07 mm 2 of the chip area. The operation of the fabricated prototype was experimentally verified by using both on-chip and off-chip capacitive sensors. The achieved energy efficiency is 34 pJ/step which is better than recently published capacitance-to-time and ∆Σ CDCs that are implemented using the same technology and supply voltage [10, 12] , which shows the merit of the proposed architecture. 55 The rest of the paper is organized as follows. The operation of the proposed circuit is dis-cussed in Section 2, in addition to analysis of the circuit nonidealities. Section 3 describes the programmable capacitor array (PCA). The limits of the PCA resolution and dynamic range due to mismatch are analyzed and calculated. System description and the operation of the digital interface are given in Section 4. Experimental results of the fabricated 60 prototype are presented in Section 5.
Successive Approximation CDC

Circuit Operation
The schematic of the proposed SAR CDC circuit is shown in Fig. 1 . C SEN S is the unknown capacitive sensor and C REF is a reference capacitor implemented as a binary weighted 65 programmable capacitor array (PCA). U 1 is a two-stage Miller compensated op-amp with a PMOS input unbalanced differential pair and U 2 is a comparator. The circuit operation is divided into two phases; the precharge phase and the evaluate phase. During the precharge phase (CLK = 1, CLKB = 0), the op-amp (U 1) is working as a unity gain buffer, i.e., V X = V REF . The charge on the sensing capacitor (C SEN S ) is given by
Next, in the evaluate phase (CLK = 0, CLKB = 1), the voltage difference across C SEN S is zero, and the charge redistributes to the reference capacitor (C REF ) and the feedback capacitor (C F ). The charge is given by
As the charge is conserved, from (1) and (2), the output of the op-amp is given by
Thus, the differential input of the comparator (U2) is given by
and the output of the comparator is given by
Based on V CM P , the SAR logic changes the PCA digital input to increase or decrease For a SAR ADC, only one active block (a comparator) is required, as the input signal is a buffered analog voltage. However, for a SAR CDC which directly converts capacitance to digital output, an op-amp is necessary due to several reasons. First, the capacitive sensor (C SEN S ) is associated with large parasitic capacitors, thus it needs to be placed between two low impedance nodes, which is achieved by virtue of the op-amp virtual ground. The Thus, the parasitic capacitors do not affect circuit operation. Second, the op-amp acts as a charge amplifier, which improves the absolute resolution of the interface (LSB). Without using the op-amp (i.e., op-amp-less architecture), during the evaluate phase the charge 100 will be redistributed between all the capacitances because the output node (V o = V X ) is a floating node. Thus, ∆V o will be inversely proportional to the sum of all the capacitances connected to node V x , i.e.,
, where C P X is the parasitic capacitor at node V X , instead of being inversely proportional to the small feedback capacitor (C F ), where the sum (C SEN S + C REF + C P X ) is larger than C F by orders of magnitude. over, thanks to the charge amplifier, the output code will not be affected by offset voltage and charge injection as will be shown in the next subsection. Third, by virtue of U 1 virtual ground, node V X which is connected to the off-chip sensor is a low impedance node, thus it will not be prone to noise coupling.
Circuit Nonidealities
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The previous analysis assumed ideal operation. In this section, we study the nonidealities of the op-amp, the comparator, and the feedback switch. First, considering the offset voltage of the op-amp (V os,op−amp ), in the precharge phase the charge on C SEN S , C REF ,
and C F will be given by
Next, in the evaluate phase, the charge will be given by
As the total charge remains the same in both phases, from (5) and (6), the op-amp output will be given by
which means that the op-amp offset voltage appears at the output as is without being amplified. By considering the comparator offset voltage (V os,cmp ), the comparator digital output will be given by 120
where ∆V o is given by
Moreover, due to the feedback switch, charge is injected to C F when the circuit moves from the precharge phase to the evaluate phase, i.e., at the falling edge of CLK. Thus, (8) will be modified to be
where V err is the total error voltage given by
where V os,tot = V os,op−amp + V os,cmp is the total offset voltage and V inj is the error voltage due to switch charge injection. V inj is a function of the feedback capacitance (C F ) and increases as C F decreases.
The offset voltages of the op-amp and the comparator are two independent random vari- is equal to [15] µ tot = µ op−amp + µ cmp = 3.68 mV (12) and the standard deviation will be given by [15] 
For a confidence range of 99.73 %, the maximum offset voltage (V os,max ) is given by considering three multiples of the standard deviation, i.e., three-sigma, and thus it will be given On the other hand, for (10) to yield the correct result, the minimum ∆V o must overcome the worst case error voltage. ∆V o is minimum for a minimum capacitance difference
equal to 1 LSB of the PCA, which is 2.75 f F for the implemented prototype. Thus, the condition for proper operation is given by
C F is the design parameter used to satisfy (15) . But it should be noted that both ∆V o,min 145 and V err depend on C F . As C F increases, V inj will decrease, but in the same time the gain will decrease, i.e., ∆V o,min will decrease. The variation of both ∆V o,min and V err versus
.45 V and LSB = 2.75 f F is depicted in Fig. (3) , where V err is given by (11) and V inj is measured using transient simulation parametric sweep. The maximum C F that satisfies (15) is 131 f F . In order to account for process variations, C F was set 150 to be 100 f F . A smaller value of C F will not be advantageous as it will negatively impact the performance. The SAR CDC can be used with finer capacitance resolution by using offset cancellation and calibration techniques, in order to reduce the effect of op-amp and comparator offsets. 
Programmable Capacitor Array (PCA)
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Mismatch Analysis
The proposed successive approximation architecture significantly depends on the matching of the PCA. Two types of mismatch exist; systematic mismatch and random mismatch.
Systematic mismatch results from process gradients and layout nonidealities. By using common centroid techniques and careful layout, the systematic mismatch can be mini-160 mized. However, random mismatch due to fabrication random variations will set the limit for achievable PCA matching. By using Pelgrom model [16] , the standard deviation of the capacitor mismatch is given by
where A C is a process dependent matching parameter describing area dependence, C unit is the unit capacitor of the array, and A unit = W × L is the area of the unit capacitor, where 165 W and L are the width and the length, respectively.
For a binary weighted array, the worst case mismatch occurs at mid-scale transition (011 · · · 1 → 100 · · · 0), because in this case all the capacitors in the array are switched. The standard deviation of the worst case DNL is given by [17] 
where N is the number of bits. The factor of 1 / √ 2 arises because the mismatch is given 170 as the absolute deviation between two unit capacitors, while the DNL is calculated as the deviation from the mean value of the unit capacitor [17] . For a yield of 99.73 %, the threesigma of the DNL must be less than the required DNL specification
A monotonic response requires the maximum DNL to be less than 1 LSB, but a more strict DNL spec of 0.5 LSB is used in the proposed design. Substituting with (17) yields
This equation relates the number of bits of the array, the unit capacitor area, and the required DNL specification. For the given process, the matching parameter of poly-insulatorpoly (PIP) capacitors is 0.45 % − µm. Given the fixed width of the contact between poly-2 and metal-1 layers and the minimum poly-2 enclosure of the contact, the minimum PIP capacitor will have an area of 1.6 µm × 1.6 µm = 2.56 µm 2 , which yields a unit capacitor The previous limitation on PCA resolution is due to the use of standard capacitors which are provided in the technology design kit. These capacitors are optimized for area efficiency by providing high capacitance density, i.e., large capacitance in small area. By using custom designed capacitor elements, e.g., fringing capacitance between metal wires in the same 190 layer or parasitic capacitance between two metal plates in two different layers, a much finer resolution can be achieved in a larger area, i.e., with better matching and consequently larger number of bits.
PCA Implementation
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System Description and Digital Interface
The block diagram of the proposed system is shown in Fig. 6 . At the heart of the system is the SAR CDC circuit, which is connected to two capacitors: a capacitive sensor (C SEN S ) and a reference capacitor (C REF All digital signals for control, PCA read/write, etc, are managed by a register file, which can be accessed through a 4-wire serial peripheral interface (SPI) bus. Fig. (7) shows a schematic for the digital interface block diagram. The slave SPI interface was used in order to simplify the testing process and minimize the bonding pads and package pins.
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The slave SPI interface is composed of four signals: 1) serial clock (SCLK) generated by the master controlling the bus , 2) master output slave input (MOSI), 3) master input slave output (MISO), and 4) active low slave select (SSB). The designed SPI works for Mode '0', which means that the idle value of SCLK is zero, data is sampled with the SCLK rising edge, and generated with SCLK falling edge. There 230 is no standard format for the SPI frame. For the implemented design, the first bit was used as RD/WRB control bit, followed by seven address bits and multiples of eight data bits.
Frame structure and timing diagrams of generic read and write transactions are shown in 
Experimental Results
The proposed design was implemented and fabricated in 0.35 µm 2P/4M standard CMOS 240 process. The die photo is shown in Fig. 9 and the blocks related to the proposed design are In order to test capacitive sensor interface circuits, designers resort to several techniques.
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One technique is using a coarse dummy sensor made using a coarse on-chip PCA. For example, the interface circuit in [9] was tested using a coarse 3 − bit PCA resulting in seven measurement points only. Another technique employed in [12] is to use external discrete capacitors, where only few measurement points are obtained. A third technique is connecting the circuit being tested to a real capacitive sensor [11, 19] . One drawback of 255 this technique is that the capacitive sensor only evaluates the functionality of the interface circuit over a limited part of its dynamic range.
In order to test the fabricated prototype both on-chip dummy sensor and off-chip capacitive sensor were used. A digitally programmable dummy capacitive sensor is included onchip to simplify the testing process. Fig. 11 shows the measured conversion result of the 260 SAR CDC versus the dummy sensor capacitance. The capacitance of the dummy sensor was measured using Agilent E4980A LCR meter. The measured characteristics in Fig. 11 shows the linear relation between the output code and the input capacitance over the interface circuit dynamic range. To further verify the operation and the robustness of the proposed circuit, an external 265 MEMS capacitive pressure sensor from Protron Mikrotechnik was used [20] . A schematic of the test setup used in pressure measurement is shown in Fig. 12 . A custom test cell is designed, equipped with three FNPT ports for gas inlet, gas outlet, and vacuum, in addition to four hermetic BNC connectors. Two pressure sensors are placed inside the test cell:
Proton capacitive pressure sensor and MPX4250A, which is a voltage output pressure sen- In order to determine the resolution of the interface, the method described in [12] was used, where the standard deviation of the output is measured for a fixed input capacitance applied to the CDC. Measurements show that the output code is repeatable with variation of 1 LSB only, which shows that the output is quantization-noise limited [21] , i.e., limited by 285 the smallest unit capacitor in the PCA. The power consumption of the SAR CDC circuit depends on the sensing capacitance (C SEN S ), being minimum at C SEN S = 0 and maximum at full-scale, i.e., C SEN S = 16 pF . Table 1 The proposed circuit is insensitive to the absolute value of any analog voltage or current, which means it has inherently very low temperature sensitivity. The only source of deviation with temperature is the temperature coefficient of the PIP capacitors that form the PCA, which is one or two decades less than temperature coefficients of resistors, commonly used in capacitance-to-time converters [9, 22] . In order to evaluate the energy efficiency of the proposed design, the energy efficiency figure-of-merit (FoM) widely used to compare ADCs and CDCs is used. The FoM is given by
where P avg is the average power consumption, T conv is the conversion time, and R is the resolution in bits. Substituting with the worst power consumption of 303 µW , a conversion 320 time of 650 µs and 12.5−bit resolution yields a FoM of 34 pJ/step, which is the best reported to date for a CDC that generates a direct digital output.
A summary for the performance parameters of the proposed prototype compared with state-of-the-art CDCs is given in Table 2 . Both conversion time and power consumption affect energy efficiency, thus the offline calibration range of [11] is not considered, as it is 325 done once during initialization phase, and is not included in the reported conversion time and power consumption. It should be noted that capacitance-to-time converters reported in [9, 12] generate a semi-digital output that needs further digitization using a time-to-digital converter, e.g., a counter running at a high frequency clock, which is not considered in the reported power consumption. Similarly, for ∆Σ architectures in [10, 11, 23, 24 ] the output 330 is in the form of a bit stream that needs to be filtered by a digital decimation filter, which is again not considered in the reported power consumption. In spite of that, the proposed design achieves better energy efficiency compared to designs using the same technology and supply voltage [9, 12, 10, 11] . The designs in [23, 24] report better energy efficiency, however they use a different supply voltage which makes a fair comparison difficult. Noting 335 that in [23, 24] the power consumption of the digital decimation filter is not included, in addition to the different supply voltage, the proposed design achieves comparable energy efficiency.
Conclusion
We proposed a robust energy-efficient SAR CDC that achieves an energy-efficiency FoM of 340 34 pJ/step, which is better than state-of-the-art CDCs that are implemented using the same 
